Média
Partenaires
Recherche
Activités

Titre: Progress of the KIN-Chair Towards Implementing High-Speed and Programmable Packet Processing Core and Edge Network Devices
Conférencier: Yvon Savaria , Polytechnique Montréal, Montréal, Canada
Lieu: https://us02web.zoom.us/j/83431598337?pwd=dG8xa0pOVXcrQnNwM0FMQVdzTUxwQT09
Date et heure: mercredi le 14 avril 2021 de 13:00 à 15:30

Résumé: The KIN (Kaloom Intel Noviflow) NSERC industrial chair was established to explore means of implementing programmable packet processing for core and edge network devices. It is motivated by the evolution of SDN (Software Defined Networking) that led to proposing the P4 (Programming Protocol-independent Packet Processor) domain specific language. P4 is also a consortium of 91 industrial and 24 academic contributors that coodinate the efforts of actors aiming at goals that align with the KIN Chair. This webinar will communicate the rationale of the KIN-Chair and the progress toward the stated goal. Six faculty and 10 graduate students, all members of RESMIQ, contribute to the work of the KIN Chair. The Chair explores new abstractions for networking functions such as the Portable Switch Architecture with the goal of extending to implement programmable packet scheduling that can operate at line rate and improvements to the P4 language.

Note biographique: Yvon Savaria FIEEE (S' 77, M' 86, SM' 97, F’08) received his B.Ing. and M.Sc.A in electrical engineering from École Polytechnique Montreal in 1980 and 1982, respectively. He also received a Ph.D. in electrical engineering in 1985 from McGill University. Since 1985, he has been with Polytechnique Montréal, where he is currently a professor in the Department of Electrical Engineering. He is also affiliated with the Hangzhou Innovation Institute of Beihang University. He has carried out work in several areas related to microelectronic circuits and microsystems, such as testing, verification, validation, clocking methods, defect and fault tolerance, effects of radiation on electronics, high-speed interconnects and circuit design techniques, CAD methods, reconfigurable computing and applications of microelectronics to telecommunications, aerospace, image processing, video processing, radar signal processing, and the acceleration of digital signal processing. He is currently involved in several projects related to embedded systems in aircraft, radiation effects on electronics, asynchronous circuit design and testing, green IT, wireless sensor networks, virtual networks, software-defined networks, machine learning, computational efficiency and application-specific architecture design. He holds 16 patents, has published 160 journal papers and 450 conference papers, and was the thesis advisor of 160 graduate students who completed their studies.

He was program cochairman of NEWCAS’2018. He has been working as a consultant or was sponsored for carrying out research by Bombardier, CNRC, Design Workshop, DREO, Ericsson, Genesis, Gennum, Huawei, Hyperchip, ISR, Kaloom, LTRIM, Miranda, MiroTech, Nortel, Octasic, PMC-Sierra, Technocap, Thales, Tundra, and Wavelite. He is a member of the Regroupement Stratégique en Microélectronique du Québec (RESMIQ) and of the Ordre des Ingénieurs du Québec (OIQ), and he is a member of the CMC Microsystems Board. In 2001, he was awarded a Tier 1 Canada Research Chair (www.chairs.gc.ca) on the designs and architectures of advanced microelectronic systems that he held until June 2015. He also received a Synergy Award of the Natural Sciences and Engineering Research Council of Canada in 2006. He is the NSERC KIN-Chair professor.

Voyez tous les séminaires >>>